• [ CXEP3474 ]

样品申请

目录

1.产品概述       2.产品特点     YwS嘉泰姆

3.应用范围       4.技术规格书下载（PDF文档）YwS嘉泰姆

5.产品封装       6.电路原理图  YwS嘉泰姆

7.相关产品YwS嘉泰姆

   产品概述 返回TOPYwS嘉泰姆

The CXEP3474 is a linear regulator designed to meet the JEDEC SSTL (Series Stub Termination Logic) specifications in DDRI/II/III/IIIL/IV –SDRAM systems. It provides accurate and fast response with up to 1.8A source/sink ability in load transient to track reference voltage. The terminated voltage can be generated by two external resistors or programmed by forcing VREF pin at a desired voltage. Also the CXEP3474 operate in low power consumption as low as 0.7mA and it has a shutdown function by setting VREF lower than 0.15V then the VTT is turned off and discharged via an internal MOSFET. This function obtains low quiescent current as 50μA for STR mode.

   产品特点 返回TOPYwS嘉泰姆

„ Support DDR I (1.25 VTT), DDR II (0.9 VTT), DDR III (0.75 VTT), DDR IIIL (0.675VTT) and DDR IV (0.6 VTT) RequirementsYwS嘉泰姆

„ VCNTL Supply Voltage: 3V to 5.5V YwS嘉泰姆

„ Termination Supply Voltage : 1.2V to 3.6V YwS嘉泰姆

„ Stable with Output Ceramic Capacitor YwS嘉泰姆

„ Over Current Protection YwS嘉泰姆

„ Thermal Shutdown Protection YwS嘉泰姆

„ Shutdown Function for STR (S3) Mode YwS嘉泰姆

„ Adjustable Output Voltage with Resistors YwS嘉泰姆

„ Built-In Soft-Start YwS嘉泰姆

„ Power MOS integrated YwS嘉泰姆

„ SOP-8 (FD) and MSOP-8 (FD) Package YwS嘉泰姆

„ RoHS CompliantYwS嘉泰姆

   应用范围 返回TOPYwS嘉泰姆

„ DDR I/II/III/IIIL/IV Memory Termination YwS嘉泰姆

„ SSTL_3, SSTL_2, SSTL_18, SSTL_15 YwS嘉泰姆

„ Notebook/Desktop/Server YwS嘉泰姆

„ Telecom/Datacom, GSM Base Station, LCD-TV/PDP-TV, Copier/Printer, Set-Top BoxYwS嘉泰姆

   技术规格书（产品PDF) 返回TOP YwS嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！YwS嘉泰姆

 YwS嘉泰姆

产品封装图 返回TOPYwS嘉泰姆

YwS嘉泰姆

电路原理图 返回TOPYwS嘉泰姆

YwS嘉泰姆

相关芯片选择指南 返回TOP                更多同类产品.......

◀ 上一篇:CXEP3473高速运算放大器3A接收器源跟踪终端调节器提供快速的负载瞬态响应LPDDR2 LPDDR3 DDR VTT总线终端供电所需的所有功能

返回顶部

下一篇▶:CXEP3475 CXEP3475B线性调节器高速运算放大器对负载瞬变有很好的响应通过两个外部电阻产生参考电压提供准确的VTT电压带电阻器的可调输出电压内置软启动

共有条评论 用户名: 密码: 验证码: 匿名发表